module blinky(i_clk, o_led);
	input wire i_clk;
	output reg o_led;

	always @(posedge i_clk)
	begin
		o_led <= !o_led;
	end
endmodule